

FIG. 1 is a block diagram of a system 100 including a first dual transceiver 102 and a second dual transceiver 104. The first dual transceiver 102 is connected to the second dual transceiver 104 via a bus 106. The first dual transceiver 102 has an input 110 and an output 122. The second dual transceiver 104 has an input 111 and an output 121.




Fig. 1




FIG. 2




FIG. 4 is a block diagram of a transmitter system 200, which includes a data splitter 202, a scrambler 204A, a descrambler 204B, a mapper 206A, a filter 208A, a modulator 210A, a D/A converter 212A, and a hybrid 214A, and a receiver system 200, which includes a data splitter 202, a scrambler 204B, a descrambler 204A, a mapper 206B, a filter 208B, a modulator 210B, a D/A converter 212B, and a hybrid 214B.




FIG. 4





FIG. 5

FIG. 6






FIG. 7




FIG. 8